Abstract-This paper presents a switching strategy for multilevel cascade inverters, based on the space-vector theory. The proposed high-performance strategy generates a voltage vector across the load with minimum error with respect to the sinusoidal reference. In addition, it generates very low harmonic distortion operating with reduced switching frequency, without the use of traditional sinusoidal pulsewidth modulation techniques or more sophisticated vector modulation methods.
I
N THE LAST few years, the power level of industrial processes has increased significantly in order to improve production with minimum cost. This increase caused an important development of high-power medium-voltage adjustable-speed drives (MV-ASDs) [1] . One of the most successful topologies used today in MV-ASDs is the cascade multilevel circuit (CML), which uses several low-voltage cells, each one containing an H-bridge inverter [1] , [2] . The classical control of CML inverters uses a standard subharmonic pulsewidth modulation (PWM) control and the phase-shifting technique to achieve a multilevel output voltage [3] , [4] . Recently, the space-vector modulation technique has also been successfully applied in CML inverters [5] . With this method, the power switches operate with relative high frequency. A more sophisticated modulation scheme that reduces drastically the switching frequency of the power semiconductors and generates nearly sinusoidal voltages with only fundamental switching frequency, using selective harmonic elimination has been presented in [6] and [7] . This paper presents a control scheme, based on the spacevector theory, which also generates almost sinusoidal voltages with nearly fundamental switching frequency. The operation principle for the proposed modulation scheme is described in the following sections.
II. DESCRIPTION OF THE INVERTER
A. Power Circuit 
B. Voltages Generated by the CML Inverter
A simplified equivalent circuit for the CML inverter is presented in Fig. 3 , where the cells in series in each phase 0278-0046/03$17.00 © 2003 IEEE Table I . The number of levels in the phase-neutral voltage is given by (1) where is the number of cells per phase. In addition, the number of steps in the phase-phase voltage is given by (2) An increase in the number of steps in the output voltage produces a reduction in harmonic distortion.
C. Voltage Vectors of the 11-Level Inverter
The vector approach for the three-phase 11-level inverter is defined by the following general expression: (3) where , , and are the voltages of terminals , , and with respect to the neutral and is the complex operator (4) Each phase can generate 11 different voltages, which correspond to the 11 levels. The three-phase inverter can generate a total of space vectors. The representation of the voltage vectors in the complex plane considers that (5) where and correspond to the components of in the and axes, respectively. These components are given by (6) (7) There are many inverter phase voltages that generate the same voltage vector. This redundancy property is very useful in optimizing the operation of the inverter. For example, the inverter phase voltages , , and , , are represented by the same vector. However, these inverter voltages produce different common-mode voltages, defined by (8) It has been shown in MV-ASD systems that high common-mode voltage contributes to motor failures [8] .
To reduce this problem, only inverter voltages with minimum common-mode voltage will be used to generate the output vector.
III. VECTOR CONTROL SCHEME

A. Vector Selection Strategy
As shown in (6) and (7), the different values of and are multiples of and , respectively. To simplify the control, it is advantageous to work with normalized voltage vectors , given by (9) where the normalized components are and (10)
By using different normalized voltages, components and of the inverter vectors take integer values, as shown in Fig. 4 . This figure presents the 311 normalized different voltage vectors generated by the inverter, including, also, the normalized reference vector.
The main idea in the proposed control strategy is to deliver to the load a voltage vector that minimizes the error with respect to the reference voltage vector . For example, vector generated by the CML inverter has the smallest error with respect to the reference vector shown in Fig. 4 and this vector will be generated by the control strategy. The high density of vectors generated by the 11-level inverter will generate small errors in relation to the reference vector. For this reason, it is not necessary to use a complex high-frequency vector modulation scheme using three vectors adjacent to the reference.
The darker hexagon around vector in Fig. 4 represents the locus of highest proximity to this inverter vector. Fig. 5 shows different vectors generated by the CML inverter, with their respective hexagon boundaries of highest proximity area, in dashed lines. The control strategy must determine in which hexagon the reference vector is located, to apply the corresponding voltage vector to the load.
In order to make the appropriate vector selection, the real axis in Fig. 4 The coefficients and are contained in the same table. Finally, the decision between or is performed utilizing the following relation:
If then else
where is the selected vector, delivered by the inverter.
B. Generation of the Gating Pulses
The phase-neutral output voltages that must be generated by the inverter are now calculated by using the following equations: The round function in (14) 
IV. RESULTS
In order to test the proposed control technique, an 11-level multicell converter was constructed. The inverter was controlled using the 16-b fixed-point digital signal processor (DSP) ADMC331 from Analog Devices. The complete algorithm to generate the voltages at the inverter output corresponding to a sample of the reference vector is presented in Fig. 6 . This control method has an execution time of 7 ( s). Fig. 7 shows the voltages generated by the five cells of phase and the resulting voltage for modulation index . It can be observed that each cell works with almost fundamental switching frequency. Fig. 8 presents the steady-state operation of the inverter indicating the phase-to-neutral voltage , the phase-to-phase voltage , and the load current for . These figures clearly reveal the 11 levels in the phase-neutral voltage and the 21 steps in the phase-to-phase voltage in this converter. The load voltage is highly sinusoidal with a total harmonic distortion of 4.5%.
The dynamic behavior of the inverter in response to a step change in the amplitude of the reference voltage from to is shown in Fig. 9 . Fig. 10 shows that the total distortion in the phase voltage increases when the modulation index is reduced. This is a typical behavior of all modulation methods. In addition, it is a remarkable fact that the distortion is low and comparable to the distortion observed in multilevel inverters with sinusoidal PWM.
V. COMMENTS AND CONCLUSIONS
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